

1/6 D. HATHAWAY, ET AL. RMK BUR920040119US1




Figure 1

2/6 BUR920040119US1




Figure 2

3/6 BUR920040119US1




Figure 3

4/6 BUR920040119US1




Figure 4

5/6 BUR920040119US1




Figure 5

REPLACEMENT SHEET

6/6 BUR920040119US1

1. Determine P and N.

P = number of primary fuse macros N = maximum allowable number of primary fuse macros per FSOURCE connection

2. Compare P and N and create FSOURCE C4s.

If P<N, create one FSOURCE C4
If P>N, create P/N (rounded up to nearest whole number) FSOURCE C4s

- . 3. Divide primary fuse macros among FSOURCE C4s.
 - 4. Floorplan the chip.

If normal floorplanning constraints cannot be met, go on to step 5.

- 5. Increase number of FSOURCE C4s by one.
- 6. Divide primary fuse macros among FSOURCE C4s.
- 7. Repeat steps 4-6 until normal floorplanning constraints are met in Step 5.

Figure 6